EXOR GATE

library ieee;
use ieee.std_logic_1164.all;

entity xor_gate is

port (

a: in std_logic;
b: in std_logic;
y: out std_logic);

end xor_gate;

architecture xor_gate_ar of xor_gate is

begin

y <= a xor b;

end xor_gate_ar;