OR GATE

library ieee;
use ieee.std_logic_1164.all;

entity or_gate is

port (
       
        a: in std_logic;
        b:in std_logic;
        y:out std_logic);

end or_gate;

architecture or_gate_ar of or_gate is

begin

y <= a or b;

end or_gate_ar;